Configurable clock is necessary for many applications such as digital communication systems, however, using the conventional direct digital frequency synthesizer (DDS) as a pulse or clock generator may cause jitter problems. People usually employ phase-interpolation approaches to generate a pulse or clock with correct time intervals. This work proposes a new phase-interpolation DDS scheme, which uses the output of the phase accumulator to provide an initial voltage on an integration capacitor by pre-charging in the first phase, and then performs integration operation on the same integration capacitor in the second phase. By using single capacitor integration, the instability of the delay generator existed in the phase-interpolation DDS can be avoided, and the impact caused by capacitance error in the circuit implementation also can be reduced. Furthermore, without ROM tables, the proposed DDS using pre-charging integration not only reduces the spurious level of the clock output, but also has a low hardware complexity. key words: direct digital frequency synthesizer (DDS), phase accumulator, phase interpolation, pre-charging integration, delay time error
Introduction
Direct digital frequency synthesizers (DDS) are important components in modern digital communication systems due to fast frequency switching and fine tuning resolution compared with phase lock loop (PLL) synthesizers [1] , and they are usually used in many applications such as digital radios, time division multiple-access (TDMA) systems, and code division multiple-access (CDMA) systems [6] . Most of the conventional DDSs use ROM lookup tables to convert the phase increments generated by a phase accumulator into the corresponding sine amplitude data [2] , and then these data construct a sine wave by a D/A converter and a low-pass filter. For generating a pulse/clock frequency output, a zerocrossing detector or a comparator might be used to clip the sine wave to a square wave [3] . Although the phase accumulator itself is a simple pulse frequency synthesizer from its carry output, unfortunately, the time intervals among these carry pulses change periodically and thus high levels of spurious signals may be incurred in this DDS [3] .
Besides the conventional DDS scheme, phase interpolation is another approach to generate pulse/clock signals. It achieves the same time intervals as the conventional DDS does when the overflow of the phase accumulator occurs every time, and therefore it can effectively eliminate phase jitter. Several proposed DDS schemes use the capacitor inManuscript received October 15, 2007 . Manuscript revised February 9, 2008 . † The author is with the Department of Electronic Engineering, St. John's University, Tamsui, Taipei, Taiwan.
a) E-mail: robin@mail.sju.edu.tw DOI: 10.1093/ietele/e91-c. 7 .1151 tegration method associated with some comparators to construct the delay generator of the phase interpolation. In such approach some of them use current switching arrays directly controlled by the output of the phase accumulator and frequency setting word (FSW) to enable two capacitor integrations, and the two capacitors are with the same capacitance [6] - [9] , and some of them employ D/A converters rather than current switching arrays [4] , [5] . Alternate DDS schemes use various delay line elements as the delay generator [10] , [11] by a table lookup, and thus the appropriate delay time can be retrieved.
In this paper, we propose a ROM-less DDS scheme using pre-charging integration, and the operation does not need calculations before stating integration. Unlike the twocapacitor approach, the proposed DDS uses a single capacitor for the two integrations, and therefore the proposed DDS can generate a low spurious-level clock output because the instability of the delay generator existed in the phaseinterpolation DDS using two-capacitor integration also can be avoided. The proposed DDS using single capacitor [10] also achieves more precise clock output than the other DDS schemes using the two-capacitor approach due to the fact that the delay time error can be reduced. The rest of this paper is organized as follows. Section 1 is the introduction. Section 2 describes the concept of phase interpolation. Section 3 discusses the proposed DDS. The simulation results are illustrated in Sect. 4, and finally Sect. 5 concludes this work.
Phase Interpolation
In a conventional DDS, the phase accumulator accumulates the FSW (K) value at each clock cycle to generate a periodical output of phase increments. Therefore, by adjusting different FSWs, the various output frequencies of DDS can be tuned, and the average output frequency f OV is given by [12] :
where f CLK is the input clock frequency and n is the bitlength of the phase accumulator. However, the carry output (i.e. overflow signal, OV) has very high-level spurious components because the overflow does not occur periodically. For example: a 3-bit phase accumulator with K = 3, and its operation timing chart is shown in Fig. 1 . When the output of the phase accumulator is equal to 6, and then the overflow occurs, the carry output appears at the rising edge of the third clock, but it is not an ideal output pulse position (it should be at 8/3 clock time). Therefore, for an n-bit phase accumulator, the ideal output pulse position is (2 n /K) × T CLK , but the actual output pulse position is (θ i /K) × T CLK , where T CLK is the clock cycle time and θ i is the output value of the phase accumulator when an overflow occurs. The delay time ΔT i for each overflow is required to generate the correct pulse at the ideal position [7] , and it is given by: Figure 2 shows the architecture of the conventional DDS with phase interpolation [7] . In addition to the phase accumulator, the delay generator will generate the corresponding delay time ΔT i according to 2 n − θ i and K. After ΔT i , a trigger signal is sent to a one-shot multivibrator or a T flip-flop to generate a correct pulse or clock.
Conventionally most of the delay generators are implemented by the approach of two-capacitor integration with two identical capacitors, and one of them is shown in Fig. 3 [7] . When an overflow of the phase accumulator occurs, the current switching array controlled by 2 n −θ i charges through the bottom capacitor C 2 after one clock cycle to generate the threshold voltage V T and hold it, and then the other current switching array controlled by K charges through the other capacitor C 1 to generate a ramp wave voltage V R . Here V T and V R are given by: 
where I is the unit current of the current array. When t = ΔT i , V R will reach V T , and the delay time ΔT i of the delay generator can be calculated as Eq. (5):
Let C 1 = C 2 , and then ΔT i will be an ideal delay time shown as Eq. (2). Implementing a high-precision capacitor is more difficult than that of other components; there actually exists the capacitance error between two identical capacitors, which will incur a non-precise delay time to affect the output spurious level. Moreover, an unstable state for the comparator output may occur when V T = V R = V CC (integration start point) before starting integration or V T and V R are close to V CC , which will incur a jitter leakage to affect the output spurious level [8] .
Proposed DDS-Based Clock Generator
In the proposed DDS scheme, the time interpolation is implemented by a 2-phase operation on the same capacitor: the DDS starts the pre-charging operation when the overflow of the phase accumulator occurs; after the overflow of the phase accumulator occurring the DDS performs the integration operation. This approach differs from the existing DDS schemes that separately complete integration operation on two identical capacitors when the overflow occurs. The architecture of our proposed DDS shown in Fig. 4 [13], [14] contains a phase accumulator, an integration circuit, a comparator, a T-type flip-flop, and a control logic, where the integration circuit is composed of two current switching arrays, a resistor, a small integration capacitor, and two electronic switches.
Principle
From Eq. (2) in Sect. 2, it can be re-written as: Fig. 4 Architecture of the proposed DDS using pre-charging integration.
where θ i is treated as an initial condition of the integration of FSW (K) when an overflow of the phase accumulator occurs. Consequently, Eq. (6) can also be extended as:
In Eq. (7), θ i controls I 0 from the current switching array with a unit current i 0 for each sub-array to charge through resistor R and capacitor C to construct the initial voltage V 0 . Let T CLK RC, and thus V 0 is given by:
As for the second part of Eq. (7), K controls I 1 from the other current switching array with a unit current i 1 for each sub-array to charge through C after ΔT i time to perform an integration voltage V 1 , and it is given by:
By selecting i 0 = 1/R and i 1 /C = 1/T CLK , respectively, the voltage V c of the capacitor can charge to θ i after one clock time in the first phase. When V c charges to the reference voltage V (2 n ) during the second integration, which means the final output f o with correct time interval will be reproduced after the delay time ΔT i ( T CLK ) when an overflow occurs. Figure 5 shows the ideal operation timing of our proposed DDS by an example of a 3-bit (n = 3) phase accumulator with K = 3. At initial state, the switch S 2 remains on-state and the switch S 1 makes R and C connect together, and thus the voltage of the capacitor V c = 0. When the OV signal of the phase accumulator activates, the control logic turns S 2 off, and selects θ i to control the current switching array to start RC pre-charging. During this process, V c can rapidly charge to the value θ i due to T CLK RC. When the OV signal latched by the overflow (OV) appears at the next clock cycle, V c keeps the voltage set by θ i of the previous clock as the initial voltage of the second phase integration, and S 1 switches to the other current switching array controlled by K. In the second-phase integration, when V c charges to the reference voltage V corresponding to 2 3 = 8 after the delay time ΔT i , the rising transit output of comparator (CMP) will trigger the T flip-flop to generate an ideal clock output with correct time interval. At the falling edge of OV signal, S 2 turns on again and S 1 switches back to the RC connection node until the next overflow occurs. Consequently, the control logic in our proposed DDS scheme can be easily implemented by only few combination logical gates, and thus it has a low hardware complexity.
Operation

Delay Time Error
For a phase-interpolation DDS, more precise delay time is obtained; lower spurious level of the output frequency will be achieved [6] , [9] . All component errors in a DDS circuit may affect the delay time error [15] ; for example, the CMOS electronic switch has two unideal effects: clock feedthrough and charge injection. The clock feedthrough occurs when the gate voltage NMOS drops from V DD to 0, the gate voltage may pass to the output through C gs or C gd . The charge injection occurs when the channel inversion layer charge and the overlap charge are released during the transition of the switch from on-state to off-state, and cause a charge flow onto a load capacitor [16] . Such the imprecise output of the CMOS switch due to clock feedthrough and charge injection may cause the integration voltage on the capacitor C not to reach the desired voltage, such that the generated delay time cannot occur at the ideal time position to further increase the spurious components of the output frequency. Therefore, a high-speed electronic switch with low conduct resistance is necessary for reducing the delay time error. Actually, at present CMOS technology, the high-speed electronic switch can be implemented. Such as ISL43L210, a SPDT analog switch produced by Intersil Corporation [17] , it has low onresistance (about 0.38 Ω at V DD = 3 V) and fast switching speed (t ON = 7 ns and t OFF = 3 ns).
Because the capacitance error is usually larger than the other components, the generated delay time error in our proposed DDS is mainly caused by single capacitance error (err), and its error value is only equal to err. However, the delay time error of the conventional DDS using twocapacitor integration depends on C 1 /C 2 from Eq. (5), and in worst case it is given by [14] :
For example, the capacitor has err = 10% capacitance error, the delay time error of the conventional DDS is almost twice larger than that of the proposed DDS.
Output Time Interval
Originally, the phase interpolation is used to solve the problem of periodical unequal output time intervals for the carry output of the phase accumulator in the conventional DDS. However, due to capacitance error, the output time intervals of the phase-interpolation DDS are not still completely equal. In our proposed DDS, the delay time should be: (11) where (i 1 /C) = 1/T CLK . If there exists capacitance error, and thus the delay time ΔT i in Eq. (11) is modified as:
where Err denotes the error item (i.e. Err = 1+err) caused by capacitance error. From the operation timing in Fig. 5 , we know that the output time interval T i is: (13) where ΔT i+1 is the next generated delay time caused by the next overflow, and the clock quantity m between two adjacent overflows is given by:
Substituting ΔT i in Eq. (12) into Eq. (13), T i will become:
After further arrangement of Eq. (15), T i can be given by:
Similarly, for the conventional DDS using two-capacitor integration, its error item Err = (1 + err)/(1 − err) in worst case. Therefore, the output time interval T i should be:
Consequently, the impact caused by capacitance error on output time intervals seems to be insignificant for the proposed DDS scheme. Due to the fact that the initial voltage V 0 is almost equal to R · θ i · i 0 according to Eq. (8), if the resistance error is also taken into account, the delay time of our proposed DDS will become:
where the error item Err may be caused by capacitance error or resistance error. Substituting ΔT i in Eq. (18) into Eq. (13) and re-arranging T i , finally, the output time interval T i should be given by:
Although the output time interval error increases due to the concurrent existence of capacitance error and resistance error, however, the output time interval errors for our proposed DDS are still not larger than that of the conventional DDS using two-capacitor integration by comparing Eq. (17) with Eq. (19) at err < 1.
Stability of Comparator Output
In the delay generator within the conventional DDS using two-capacitor integration, there exists instability of its comparator output. After every delay time generation, the two integration voltages (V T and V R ) on the two identical capacitors must be shorted to V CC , and thus the comparator output will generate an unstable transit, because the comparator output is undefined when V T = V R = V CC [8] . This instability of the comparator output also affects the output spurious level of DDS. At present, the extra offset current sources (OCSs) controlled by the extra digital adjustment bits can be added to the original current switching array for the deeper threshold voltage V T generation [8] , and that will avoid this instability of the comparator output. However, the hardware complexity is also increased. For our proposed DDS scheme using RC pre-charging, the comparator output only transits when the voltage V c on the capacitor reaches the reference voltage, at other time, V c is always less than the reference voltage. Therefore, the comparator can operate stably without adding the extra offset current sources, and the proposed DDS can avoid the spurious signals caused by the instability of the comparator output and has a less hardware complexity.
Simulation Results
For verifying the operation and measuring the performance of the proposed DDS using pre-charging integration (PCG DDS) and the conventional DDS using two-capacitor integration (2CI DDS), a circuit simulation tool (PSpice) is used to create the architectures of these two DDS schemes. After circuit simulation, we analyze and measure the outputs of both DDS schemes. In this work, a 4-bit phase accumulator with f CLK = 20 MHz is used for convenience, and the capacitance C = 1 pF and resistance R = 1 KΩ for the PCG DDS are chosen. According to the description of Sect. 3.1, the unit current of current switching arrays are i 0 = 1 mA and i 1 = 0.02 mA, respectively. In addition, the full-scale reference voltage corresponding to 2 4 is 3 V. Figure 6 shows the practical simulation waveforms at K = 6 for our proposed PCG DDS, which include reference clock, overflow signals OV and OV , voltage of capacitor V c , and final corrected output f o . In case of only one clock cycle between two overflows, V c does not discharge to zero when the present OV finishes but directly charges to the voltage value that represents θ i at the next overflow. Besides, from its comparator output, indeed we find that no unstable transit occurs at each delay time generation.
Simulation Waveforms
Spectrum Analysis
We simulate the PCG DDS and 2CI DDS without any capacitance error for various frequency setting words from K = 1 to K = 7, respectively, and their output frequencies and output spectrum values are shown in Table 1 . The spurious level is one metric to measure the performance of frequency synthesizers. For the clock output, the highest spurious level within dc to the second harmonic [8] , excluding the harmonics, is defined as the peak value of the fundamental output frequency minus the highest value in those spurious components. Compared with the 2CI DDS, we find that the output spurious level of our proposed DDS can reduce about 1.3 dBc on average for various K values except K = 1, and this phenomenon may result from that our proposed PCG DDS can avoid the spurious signals caused by the instability of the comparator output. Figure 7 shows the spectrum of our proposed PCG DDS at K = 6, where the highest spurious level of the output frequency of 3.75 MHz corresponding to K = 6 is about −65.9 dBc.
Impact of Capacitance Error
For the phase-interpolation DDS schemes using the capacitor integration method, the generated delay time error and the inequality of the output time intervals are mainly caused by the capacitance error, and that will further affect the spurious level of the output frequency. In our simulation, the resistance error for the PCG DDS is ignored due to the fact that the precise resistor is more easily implemented than the capacitor, we only try to change the capacitance errors in- cluding relative error and absolute error from 1% to 20% for the 2CI DDS and the PCG DDS (only with absolute error), respectively, and observe their spectrum impacts caused by different capacitance errors at K = 6. In Fig. 8 , we find that the highest output spurious level increases as the capacitance error increases for the 2CI DDS; only the variety is moderate for the 2CI DDS with relative error. For example, the spectrum performance degradation with 10% capacitance error is about 4.3% for absolute error and 1.8% for relative error. Because the delay time error of the PCG DDS is almost less than half of that of the 2CI DDS with absolute error according to Eq. (10), and then the caused output time interval errors are minor for 1% to 10% capacitance error, whereas the delay time error of the 2CI DDS increases over than 10% actually at 5% absolute capacitance error. Therefore, the varieties of all highest output spurious levels for our proposed PCG DDS are insignificant, even for 20% capacitance error; the spectrum performance degradation is only about 3%. Therefore, by reducing the impact of capacitance error, our proposed PCG DDS indeed can improve the output spurious level over the 2CI DDS. For understanding the impact of resistance error on the PCG DDS, Table 2 shows the simulation of the spurious levels at K = 6 under con- sidering both capacitance error and resistance error, and we find that the degradation of spurious levels for the PCG DDS only approximate that of the 2CI DDS with absolute error shown in Fig. 8 .
Conclusion
In this paper, a new phase-interpolation DDS without ROM tables is proposed to eliminate the phase jitter. Due to using pre-charging integration on a single capacitor, the delay time error caused by capacitance error and the hardware complexity all can be reduced compared to the conventional DDS using two-capacitor integration. Moreover, the proposed DDS also can avoid the instability of the comparator output of the delay generator without adding the extra offset current sources, and it effectively reduces these unnecessary spurious signals. Therefore, the proposed DDS can successfully achieve a low-jitter clock output. This DDSbased clock generator is suitable for the use in several applications requiring high-precision configurable clocks, such as communication systems. 
